USTC/a half adder

Our main design is about a Half Adder. The so-called half adder comprises two one-bit inputs and two one-bit outputs. Inside a half adder are two core devices: an XOR Gate and an AND Gate the output of which are respectively the Sum and Carry of the two inputs. The following is a truth table of a Half Adder. 



[[Image:.jpg]]