ETHZ/FlipFlop
From 2007.igem.org
(→'''.:: An Engineer's View on Biological Learning ::.''') |
|||
| Line 1: | Line 1: | ||
=='''.:: An Engineer's View on Biological Learning ::.'''== | =='''.:: An Engineer's View on Biological Learning ::.'''== | ||
| - | [[Image:FlipFlop.png|thumb| | + | [[Image:FlipFlop.png|thumb|450px|Figure 1: Schematic view on the system implemented by logical gates.]] |
| - | An equivalent system behavior can be realized using [http://en.wikipedia.org/wiki/Flip-flop_%28electronics%29 flip-flops], implemented by [http://en.wikipedia.org/wiki/Logic_gate logical gates] | + | An equivalent system behavior can be realized using [http://en.wikipedia.org/wiki/Flip-flop_%28electronics%29 flip-flops], implemented by [http://en.wikipedia.org/wiki/Logic_gate logical gates]: |
| + | |||
| + | As already shown in the [https://2007.igem.org/ETHZ/FSM finite state machine representation], the proposed system consists of three different states and recognizes four different inputs. In total, this adds up to twelve different transitions. In order to implement these twelve transitions with a digital system, at least four binary inputs are required (allowing for a maximum of 16 transitions) and since the proposed system has four different outputs, at least two binary outputs are needed. Here, we chose an implementation using two JK flip-flops consisting of [http://en.wikipedia.org/wiki/Nand_gate#NAND_gate NAND gates]. An overview of the resulting system is given in Fig. 1 and details concerning flip-flop and NAND gate behavior are given in the following table: | ||
| - | |||
{| class="wikitable" border="1" cellspacing="0" cellpadding="2" style="text-align:left; margin: 1em 1em 1em 0; background: #f9f9f9; border: 1px #aaa solid; border-collapse: collapse;" | {| class="wikitable" border="1" cellspacing="0" cellpadding="2" style="text-align:left; margin: 1em 1em 1em 0; background: #f9f9f9; border: 1px #aaa solid; border-collapse: collapse;" | ||
| - | + | ! J !! K !! ''Q''<sub>next</sub> !! !! A !! B !! A NAND B | |
|- align="center" | |- align="center" | ||
| - | |0 || 0 || 0 || 1 | + | | 0 || 0 || ''Q''<sub>prev</sub> || || 0 || 0 || 1 |
|- align="center" | |- align="center" | ||
| - | |0 || 1 || 0 || 1 | + | | 0 || 1 || 0 || || 0 || 1 || 1 |
|- align="center" | |- align="center" | ||
| - | |1 || 0 || 0 || 1 | + | | 1 || 0 || 1 || || 1 || 0 || 1 |
|- align="center" | |- align="center" | ||
| - | |1 || 1 || 1 || 0 | + | | 1 || 1 || ¬''Q''<sub>prev</sub> || || 1 || 1 || 0 |
|} | |} | ||
Revision as of 17:16, 19 October 2007
.:: An Engineer's View on Biological Learning ::.
An equivalent system behavior can be realized using [http://en.wikipedia.org/wiki/Flip-flop_%28electronics%29 flip-flops], implemented by [http://en.wikipedia.org/wiki/Logic_gate logical gates]:
As already shown in the finite state machine representation, the proposed system consists of three different states and recognizes four different inputs. In total, this adds up to twelve different transitions. In order to implement these twelve transitions with a digital system, at least four binary inputs are required (allowing for a maximum of 16 transitions) and since the proposed system has four different outputs, at least two binary outputs are needed. Here, we chose an implementation using two JK flip-flops consisting of [http://en.wikipedia.org/wiki/Nand_gate#NAND_gate NAND gates]. An overview of the resulting system is given in Fig. 1 and details concerning flip-flop and NAND gate behavior are given in the following table:
| J | K | Qnext | A | B | A NAND B | |
|---|---|---|---|---|---|---|
| 0 | 0 | Qprev | 0 | 0 | 1 | |
| 0 | 1 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 1 | 1 | 0 | 1 | |
| 1 | 1 | ¬Qprev | 1 | 1 | 0 |
