From 2007.igem.org

Revision as of 22:27, 24 October 2007

An Engineer's View on Biological Learning

Fig. 1: Schematic view on the system implemented by logical gates.

An equivalent system behavior can be realized using flip-flops, implemented by logical gates:

As already shown in the finite state machine representation (FSM), the proposed system consists of three different states and recognizes four different inputs. In total, this adds up to twelve different transitions. In order to implement these twelve transitions with a digital system, at least four binary inputs are required (allowing for a maximum of 16 transitions) and since the proposed system has four different outputs, at least two binary outputs are required. Here, we chose an implementation using two JK flip-flops consisting of NAND gates. An overview of the resulting system is given in Fig. 1 and details concerning flip-flop and NAND gate behavior are given in the following table:

When initializing the system we set both outputs Q to zero. The mapping from inputs (AHL+IPTG, IPTG, AHL+aTc, aTc) and system states (q₀, q₁, q₂) to the binary inputs (J₁, K₁, J₂, K₂) is given by following table:

Here, we assume that the FSM system states q₀, q₁, q₂ are mapped to the outputs Q₁ and Q₂ as follows:

The final mapping from transitions to the biological reporters is then given by: