USTC/Demonstration

From 2007.igem.org

(Difference between revisions)
m
m
Line 5: Line 5:
* includes all the three logic gates, which form into a three-level logic circuit.
* includes all the three logic gates, which form into a three-level logic circuit.
* shows that wires can cross and branch off;
* shows that wires can cross and branch off;
-
* is loaded on two plasmids, [http://partsregistry.org/Part:BBa_I732998 pSB1A3-I732998] and [http://partsregistry.org/Part:BBa_I732999 pSB1A3-I732999] in practice;
+
* is loaded on two plasmids, [http://partsregistry.org/Part:BBa_I732998 pSB1A3-I732998] and [http://partsregistry.org/Part:BBa_I732999 pSB1A3-I732999] , and transformed into Top10 strain in practice;
* accepts aTc and AHL signal as inputs;
* accepts aTc and AHL signal as inputs;
* is expected to output the results as the truth table shown in Figure 3.
* is expected to output the results as the truth table shown in Figure 3.
Line 13: Line 13:
<br style="clear:both;">
<br style="clear:both;">
-
[[Image:DemonstrationSystem.png|512px|left|'''Figure 2'''  The signal pathway of the demo system.]]
+
[[Image:DemonstrationSystem.png|thumb|512px|left|'''Figure 2'''  The signal pathway of the demo system.]]
<br style="clear:both;">
<br style="clear:both;">
[[Image:DemonstrationTruthTable.png|thumb|right|'''Figure 3'''  The truth table of the demo system]]
[[Image:DemonstrationTruthTable.png|thumb|right|'''Figure 3'''  The truth table of the demo system]]

Revision as of 16:27, 16 October 2007

A actual demonstration is decided to be built up to show the ability of our method.

This demo system

  • is designed as simple as possible, without no "cool" logic function;
  • includes all the three logic gates, which form into a three-level logic circuit.
  • shows that wires can cross and branch off;
  • is loaded on two plasmids, pSB1A3-I732998 and pSB1A3-I732999 , and transformed into Top10 strain in practice;
  • accepts aTc and AHL signal as inputs;
  • is expected to output the results as the truth table shown in Figure 3.
Figure 1 The logic diagram of the demo system.


Figure 2 The signal pathway of the demo system.


Figure 3 The truth table of the demo system