Tianjin/FLIP-FLOP
From 2007.igem.org
(Difference between revisions)
Lovecarrot (Talk | contribs) |
Lovecarrot (Talk | contribs) (→Modeling) |
||
Line 8: | Line 8: | ||
|width="960px" style="padding: 10px; background-color: #00CC00" | | |width="960px" style="padding: 10px; background-color: #00CC00" | | ||
==Modeling== | ==Modeling== | ||
+ | |||
+ | <font size="3" color="#0000CC">1.</font>[[Tianjin/FLIP-FLOP(section)|<font size="3" color="#0000CC">Construction of Mathematical Model</font>]] | ||
|- | |- |
Revision as of 06:11, 25 October 2007
Design"Flip-flop" is the common name given to two-state devices which offer basic memory for sequential logic operations. Flip-flops are widely used for digital data storage and transfer as well as in banks called "registers" for the storage of binary numerical data. Based on the conception of "Flip-flop" and synthetic biology, we designed the Genetically RS FLIP-FLOP whose output signal is regulated by additional input signal. Besides this, we modulate the performance of Genetically RS FLIP-FLOP to optimize our original design. |
Modeling |
Experiment |